Opcode PCMPEQW
CPU: all which supported IA MMX:
Pentium (P55C only), Pentium (tm) Pro (P6) future models
Type of Instruction: User
Instruction: PCMPEQW dest,src
Description:
IF dest[15..0] = src[15..0]
THEN
dest[15..0] <- FFFFH
ELSE
dest[15..0] <- 0000H
IF dest[31..16] = src[31..16]
THEN
dest[31..16] <- FFFFH
ELSE
dest[31..16] <- 0000H
IF dest[47..32] = src[47..32]
THEN
dest[47..32] <- FFFFH
ELSE
dest[47..32] <- 0000H
IF dest[63..48] = src[63..48]
THEN
dest[63..48] <- FFFFH
ELSE
dest[63..48] <- 0000H
Note: Compare packed word in MMXregister/memory with packed word in MMX
register for equality.
Flags affected: None
Exceptions:
RM PM VM SMM Description
#GP(0) If Illegal memory operand's EA in CS,DS,ES,FS,GS
#SS(0) If illegal memory operand's EA in SS
#PF(fcode) If page fault
#AC #AC If unaligned memory reference then alignment
check enabled and in ring 3.
#UD #UD #UD #UD If CR0.EM = 1
#NM #NM #NM #NM If CR0.TS = 1
#MF #MF #MF #MF If pending FPU Exception
#13 #13 If any part of the the operand lies outside of
the EA space from 0 to FFFFH
++++++++++++++++++++++++++++++++++++++
COP & Times:
PCMPEQW mm,mm/m64 07H 75H PostByte
P55C: n/a
future P6: n/a
Copyright by InternetNightmare 2005-2006